Hardware Multiplier

The goal of this project was to find a scalable pattern for a combinatorial logic circuit that performs binary multiplication. A base patten was found that has the shortcomings of growing very large with greater numbers of bits and also becoming fairly deep.